
































SHEET INDEX


Sheet 1-1 of 2

- AC-SENSING: 9 sections
 - AUX-POWER: 8 sections
 - CONTROL: 1 sections
 - DC-LINK: 4 sections
 - INPUT-EM: 4 sections
 - VIENNA-PFC: 3 sections
- ver 0.1 - 20 sections - 20 components


NET NAMING

General guidelines are needed for what they put


- Source - OFF: node at that IC pin e.g. VMDA_VBP
 - Destination - W: component of 2 section pin e.g. VMDA_W
 - Resistor - series gap between Resistor with e.g. RMDA_01
- all others are explicit design note




CONTROL / MCU




CONTROL / SWD-BOOT




CONTROL / SAFETY




CONTROL / FLT-GROUND




CONTROL / ROLE



CONTROL / BUCK-3V3



CONTROL / ANALOG-MID



CONTROL / CARD-IF

